ZnO Thin-film transistors (TFTs) on glass substrates were fabricated using plasma-deposited silicon nitride (SiN) gate insulators having two different compositions, namely nitrogen-rich and near-stoichiometric. The ZnO films were grown by metal organic chemical vapor deposition. The TFTs using near-stoichiometric SiN gate insulator exhibit better performance compared to those using nitrogen-rich SiN, and the performance improvement can be attributed to hydrogenation of the ZnO channel region by the gate dielectric. The positive impact of near-stoichiometric SiN gate insulator on TFT performance is further demonstrated in two more different types of ZnO TFTs. The two different types of TFTs are TFTs using a bilayer gate dielectric stack and TFTs using a MgZnO layer at channel/gate dielectric interface. Both types of TFTs exhibited excellent device characteristics. Thin-film transistors (TFTs) based on ZnO have been attracting substantial research interest in view of their potential applications in various fields, such as flat-panel displays, ultraviolet detectors, memories, and digital and analog circuits.
Thin-film transistors (TFTs) based on ZnO have been attracting substantial research interest in view of their potential applications in various fields, such as flat-panel displays, ultraviolet detectors, memories, and digital and analog circuits. [1] [2] [3] [4] [5] [6] [7] The performance of a ZnO TFT is strongly dependent on its channel properties, and thus considerable efforts are being paid to the growth of ZnO films. To date, various methods have been used to realize ZnO channel layers, including molecular beam epitaxy, sputtering, pulsed laser deposition, atomic layer deposition, and metal organic chemical vapor deposition (MOCVD). Among these techniques, MOCVD method has several advantages such as high controllability of film composition, superior step coverage, the ability to achieve high quality films, high uniformity over a large area, and the possibility of scaling up the process to commercial base production. 8, 9 In addition to these merits, it may be possible to use the MOCVD technique to grow heterostructures consisting of ZnO and MgZnO layers for realizing high-electron-mobility transistor (HEMT)-type TFTs. [10] [11] [12] [13] Thus, in recent years there has been considerable interest in developing TFTs that employ MOCVDgrown ZnO films as channel layers. [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] Very recently, TFT employing a Zn-Sn-O channel layer grown by MOCVD has been reported. 24 This further indicates the increasing importance of the MOCVD method in realizing ZnO-based films for TFT channels. Though various dielectrics were employed as gate insulators in MOCVD-grown ZnO TFTs, improvements in the device performance is required for their practical applications.
One of the methods to improve the performance of ZnO-based TFTs is hydrogen incorporation, 25, 26 since hydrogen acts as a defect passivator 26 and a shallow donor 27 in ZnO materials. In hydrogenation of bottom-gated TFTs by conventional methods, the top surface of ZnO channel layer is exposed to more hydrogen than the amount of hydrogen reaching at the channel/dielectric interface. Consequently, the electron concentration at the top region of the channel will be higher than that near the channel/dielectric interface. This would result in high leakage current when TFTs are in the OFF-state. 25, 26, 28 Therefore, it would be better if hydrogenation of the ZnO channel can be realized by incorporating hydrogen from the gate dielectric side instead of from the channel top surface. Schematic representations of hydrogenation of back-gated ZnO TFTs by a conventional method and by the gate insulator are shown in Fig. 1a and 1b, respectively. Although various dielectrics were employed as the gate insulator in MOCVD-grown ZnO TFTs, the impact of hydrogen from gate dielectrics on the TFT performance has not been reported. [14] [15] [16] [17] [18] [19] [20] [21] [22] [23] Silicon nitride (SiN) films grown by plasma enhanced chemical vapor deposition (PECVD) contain a significant amount of hydrogen [29] [30] [31] and it has been reported that these films can act as a source of atomic z E-mail: jjang@gist.ac.kr hydrogen. [32] [33] [34] A SiN film with high refractive index (silicon-rich film) has higher density of Si-H bonds compared to a low refractive index film (nitrogen-rich film). [35] [36] [37] [38] Therefore, silicon-rich (Si-rich) films can be a better source of hydrogen compared to nitrogen-rich (N-rich) films at a lower ZnO film growth temperature, considering the fact that Si-H bonds are weaker than N-H bonds. [39] [40] [41] [42] [43] These properties together with its higher dielectric constant would make Si-rich film a better gate insulator for the MOCVD-grown ZnO TFTs, in comparison with a N-rich film. But, the performance of MOCVD-grown ZnO TFTs using a Si-rich SiN gate dielectric was poorer compared to those employing a N-rich film. 17 This is due to smaller grain size of ZnO channel films, which in turn is attributed to higher density of Si dangling bonds in Si-rich SiN films. 38, 44, 45 On the other hand, a SiN film with near-stoichiometric (Nr-stoic) composition, has lower Si dangling bonds when compared to a Si-rich SiN film, 38, 44, 45 and it also has higher number of Si-H bonds [36] [37] [38] 46 when compared to a N-rich SiN film. Therefore, Nr-stoic film might be a better candidate than N-rich film for the gate insulator in MOCVD-grown ZnO TFTs. In order to investigate this aspect, we fabricated ZnO TFTs using two kinds of SiN films, namely Nr-stoic and N-rich, as gate insulators.
In this paper, we report on the fabrication and electrical characteristics of MOCVD-grown ZnO TFTs, which employ PECVD-prepared SiN gate insulators having two different compositions (N-rich and Nr-stoic). It is found that the TFTs using Nr-stoic SiN exhibit better characteristics as compared to those using N-rich SiN. The positive impact of Nr-stoic SiN gate dielectric is also reported on two more types of ZnO TFTs, namely TFTs using a bilayer gate dielectric stack (a thin SiO 2 on SiN) and TFTs incorporating a thin MgZnO layer at channel/gate insulator interface. The surface morphology and crystalline structure of ZnO films are also presented.
Experimental
Fabrication of bottom-gated ZnO TFTs.-The substrates used for fabricating ZnO TFTs were indium tin oxide (ITO) coated Corning 1737 glass plates with an ITO film thickness of 200 nm (Delta Technologies Ltd. USA). The ITO film acts as the gate electrode for TFTs and it had a sheet resistance in the range of 4-8 / . The fabrication processes of TFTs are as follows. First, the ITO gate electrodes were defined by wet etching using LCE-12k (ITO etchant, Cyantek Corporation) solution at 45
• C. After this, the samples were divided into 2 groups for study in the work. In one set of samples, an approximately 100-nm-thick Nr-stoic SiN gate dielectric layer was deposited by PECVD system (Plasmalab System 100, Oxford Instruments, UK) using N 2 , NH 3 , and SiH 4 (diluted: 5% SiH 4 and 95% N 2 ) gases at 300
• C, with pressure = 650 mTorr, power = 30 W, and SiH 4 /NH 3 /N 2 flow rate of 400/20/600 sccm. In the other set of samples, a 100-nm-thick N-rich SiN was deposited using the above conditions, but with a low SiH 4 flow rate of 20 sccm. The deposition parameters for both films are listed in Table I . The remaining TFT fabrication steps were common for both sets of samples.
Next, a ZnO channel layer was grown using an MOCVD vertical reactor (ZEUS230G, Sysnex, Korea). Diethylzinc (DEZn) and oxygen were employed as the sources of zinc and oxygen, respectively. The DEZn source was kept at 0
• C and high purity (99.999%) Ar was used as its carrier gas. The flow rates of DEZn and O 2 were set to 3.35 μmol/min and 0.33 mol/min, respectively. The reactor pressure was kept at 50 Torr and the growth temperature at 460
• C. The thickness of ZnO films on both Nr-stoic and N-rich SiN layers, measured using a surface profiler (Tencor, Alpha-Step 500), is about 1100 Å. This indicates that the growth rate of ZnO film is the same in both cases, and it is nearly 24 Å/min.
The ZnO channel was subsequently patterned by wet etching using HCl:HNO 3 Characterization of SiN and ZnO films.-The refractive indexes of the N-rich and Nr-stoic SiN films, measured using an ellipsometer at a wavelength of 632.8 nm, were 1.82 and 2.02, respectively. These values are in agreement with data reported for SiN films. 36, 38 In order to obtain dielectric constants of these films, metal-insulatormetal capacitors were fabricated using ITO and Ti/Pt/Au as electrodes. The dielectric constants estimated from 1 MHz capacitance-voltage characteristics were 6.0 and 6.7 for the N-rich and Nr-stoic films, respectively. An X-ray photoelectron spectroscopy analysis was carried out to determine the N/Si atomic concentration ratio in the SiN films, which were found to be 1.45 for the N-rich film and 1.29 for the Nr-stoic film. The properties of both SiN films are presented in Table I .
The structural properties of ZnO films were evaluated using X-ray diffraction (XRD; Rigaku, D/MAX-2500) with a Cu Kα X-ray source. The surface morphologies of ZnO films were investigated by atomic force microscopy (AFM) in non-contact mode with a XE-100 (PSIA, Korea). A scanning electron microscope (Hitachi S-4700) was used to observe the cross-sectional structure of ZnO films. required to increase the drain current by a factor of 10, is given by
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The SS extracted from the transfer characteristic is 0.48 V/dec. It is well known that the SS is dependent on the trap density in the channel layer (N ch ) and at the channel/dielectric interface (D it ) as follows:
where q is the electron charge, k is Boltzmann's constant, T the absolute temperature, C i the gate insulator capacitance per unit area, and t ch the channel layer thickness. If N ch or D it is separately set to zero, the maximum values of N ch (N ch,max ) and D it (D it,max ) are 2.2 × 10 17 /cm 3 and 2.4 × 10 12 /cm 2 , respectively. The on-current and off-current are estimated as the maximum and minimum drain currents respectively, observed on the transfer characteristics. From Fig. 3b , it can be seen that the off-current is 2 pA and the on-current is 197 μA, and the resulting on/off current ratio is nearly 1 × 10 8 . The turn-on voltage is defined as the gate voltage at which the drain current begins to rise in a transfer curve, 49 and it is −5.9 V. The field-effect mobility (μ FE ) and threshold voltage (V TH ) of ZnO TFTs operating in the saturation region are estimated from the plot of (I D ) 0.5 versus V GS curve using the following current equation:
The estimated μ FE and V TH of the TFTs are 3.6 cm 2 /V s and 1.4 V, respectively.
ZnO TFTs with N-rich SiN gate dielectric.-The output characteristics of TFTs using a N-rich SiN gate dielectric are shown in /cm  3 and  3.3× 10 12 /cm 2 , respectively. The off-current and on-current are 0.5 pA and 12 μA, respectively, and the resulting on/off current ratio is 2.4 × 10 7 . The μ FE and V TH estimated using Eq. 3 are 0.5 cm 2 /V s and 0.30 V, respectively.
A comparison of the extracted device parameters of the ZnO TFTs are summarized in Table II . The TFTs with a Nr-stoic SiN gate insulator exhibit 7 times higher μ FE , 4 times higher on/off current ratio, about 1.5 times lower SS, and nearly 1.4 times lower N ch,max , and D it,max , when they are compared with those of the TFTs with a N-rich SiN gate insulator. These results demonstrate that the electrical properties of MOCVD-grown ZnO TFTs can be enhanced by employing a Nr-stoic SiN gate dielectric instead of a N-rich SiN. It has been reported that the structure, 16 crystallinity, 16, 51 and grain size 17, 52, 53 of the ZnO channel layer affect the performance of ZnO TFTs. To determine possible reasons for the improved performance of TFTs using a Nr-stoic SiN gate dielectric, SEM, XRD, and AFM measurements were performed on ZnO films.
The SEM images of ZnO films grown on the Nr-stoic and N-rich SiN layers are shown in Fig. 4a and 4b, respectively. From this figure, it is seen that both films exhibit well-aligned columnar structure and no noticeable differences can be found between the structures of the films. Thus, enhanced performance of ZnO TFTs having a Nr-stoic SiN gate dielectric cannot be related to ZnO film structure.
The XRD spectra of ZnO films are shown in Fig. 4c and 4d. Both films show one strong peak at 34.4
• corresponding to (0002) planes of ZnO and other peaks in the XRD spectrum are related to the ITO film. 54 The observation of mainly the (0002) peak for ZnO films indicates that the films are highly c-axis oriented. 55 The full width at half-maximum (fwhm) of the (0002) peak for the ZnO layer grown on the Nr-stoic SiN is 0.299
• , which is very close to that for the ZnO film grown on the N-rich SiN (0.300
• ). This indicates that ZnO films grown on both N-rich and Nr-stoic SiN samples possess almost same crystallinity. Therefore, crystallinity is not a factor responsible for the enhanced performance of the TFTs using the Nr-stoic SiN gate insulator.
The AFM images of ZnO films are shown in Fig. 4e and 4f, respectively. As can be seen from this figure, both films reveal polycrystalline morphology. The average grain size of the ZnO film grown on the Nrstoic SiN is 79 nm, and the ZnO film grown on the N-rich SiN layer has nearly the same grain size. Therefore, grain size is not the reason for the improved performance of TFTs. Thus, the SEM, XRD, and AFM results rule out the structure, crystallinity, and grain size of ZnO channel layer as possible reasons for the better performance of ZnO TFTs with the Nr-stoic SiN gate insulator.
The enhanced performance can be explained on the basis of hydrogen injection into the ZnO channel layer from the gate insulator. The Nr-stoic SiN has higher number of Si-H bonds in comparison with Nrich film, while the number of N-H bonds in N-rich SiN film is higher than that in Nr-stoic SiN. [36] [37] [38] 46 It has been reported that the binding energy of Si-H bonds is lower than that of N-H bonds. [39] [40] [41] [42] [43] Since Si-H bonds are weaker than N-H bonds, it is easier to break Si-H bonds compared to N-H bonds. It has been reported that hydrogen evolution from SiN films occurs at temperatures around 450
• C. 32, 33, 56 Therefore, during the ZnO channel layer growth at 460
• C, more hydrogen can escape from the Nr-stoic SiN film than from the N-rich film, because Nr-stoic SiN film has higher Si-H bonds and these are weaker than N-H bonds. This hydrogen would enter the ZnO film which is being grown. In other words, Nr-stoic SiN film can provide more hydrogen to the channel compared to N-rich film. The schematic representations of hydrogen diffusion from Nr-stoic and N-rich SiN films are shown Fig. 5a and 5b, respectively. The injected atomic hydrogen can passivate grain boundaries as well as dope the channel, as hydrogen acts as passivation and dopant. 26, 27 As the hydrogenation of the channel takes place during its growth, we believe that effectiveness of this hydrogenation technique would be better than post-fabrication hydrogen treatments. Since, it has been reported that device parameters of TFTs such as μ FE and SS are strongly affected by defects in the channel layer and at the channel-dielectric interface, 48, [57] [58] [59] the enhanced performance can be ascribed to incorporation of higher number of hydrogen into the channel layer.
In order to obtain direct evidence of hydrogenation of ZnO channel region, secondary ion mass spectroscopy (SIMS) studies were carried out. From the SIMS study on ZnO TFT samples with single layer gate dielectric, it is found that the intensity of hydrogen in the ZnO channel region for TFTs with Nr-stoic SiN is 2×10 5 counts/s, which is higher than that in the case of TFTs with N-rich SiN (3×10 4 counts/s). This indicates that the amount of hydrogen present in the ZnO channel of TFTs with Nr-stoic SiN is higher than that in the case of TFTs with N-rich SiN. This experimental data indicate the evidence of hydrogenation of the ZnO channel region.
It has been reported that intrinsic stress in the deposited SiN films affects the performance of silicon metal-oxide-semiconductor fieldeffect transistors, 60 ,61 a-Si TFTs, 31 and InGaZnO TFTs. 62, 63 Similarly, stress in the deposited SiN gate dielectrics may influence ZnO TFT characteristics. In order to examine the stress in the Nr-stoic and Nrich SiN films, these films were deposited onto 4-inch silicon wafers. The measured film stress values for Nr-stoic and N-rich SiN are −47.52 MPa (compressive) and 19.5 MPa (tensile), respectively. Although the stress signs are different, there is no significant difference in the magnitude of the stress values. 62 Therefore, it can be concluded that the gate dielectric would not have any significant effect on the stress of the channel ZnO film. This observation is consistent with the XRD results of ZnO films. In the XRD spectra of ZnO films, the position of the ZnO (0002) peak position indicates stress in the ZnO film. 64 Since the ZnO films grown on the Nr-stoic and N-rich SiN films (Fig. 4) exhibit the (0002) peak at the same position (34.5
• ) it can be concluded that both ZnO films have the same type and magnitude of stress. This indicates that the ZnO film is not influenced by the stress in the SiN gate dielectric.
Since H acts as a donor in ZnO films, the incorporation of H in ZnO film would increase the carrier concentration. If carrier concentration alone is the factor that decides V TH , the TFTs with Nr-stoic SiN should have exhibited lower V TH compared to those with N-rich SiN. But, on the contrary, V TH for the N-rich SiN case is lower (0.30 V) compared to that for the Nr-stoic SiN case (1.4 V). One reason for this can be due to the fact that N-rich SiN film has higher fixed +ve charges 65 and this brings down the V TH value. In general, V TH is dependent not only on the doping concentration of ZnO channel region but also on the properties of gate dielectric and dielectric/semiconductor interface.
In order to further ascertain the better suitability of Nr-stoic SiN film as gate dielectric for MOCVD-grown ZnO TFTs in comparison with N-rich SiN, we employed these films as gate dielectrics in two more different types of high-performance TFTs, 18, 19 which were reported recently by our research group. One type is based on a bilayer gate stack consisting of SiO 2 /SiN (a thin SiO 2 on top of SiN), 18 and the other employs a thin MgZnO layer at channel/dielectric interface (MgZnO layer between ZnO and gate insulator). 19 The fabrication and results of these TFTs will be discussed separately in the following sections.
ZnO TFTs with Bilayer Gate Dielectric stack.-
Fabrication.-The fabrication steps for ZnO TFTs with bilayer gate dielectric stacks, namely SiO 2 /Nr-stoic SiN and SiO 2 /N-rich SiN, are the same as those described in the experimental section, but with one additional step for the formation of a 5-nm-thick SiO 2 layer. The SiO 2 was deposited by PECVD using SiH 4 and N 2 O gases at 300
• C with pressure = 1000 mTorr, power = 20 W, and SiH 4 /N 2 O flow rate of 100/800 sccm. In this case, it is to be noted that the ZnO channel was deposited with a DEZ flow rate of 13.4 μmol/min, and its thickness was about 2500 Å. Schematic cross-sections of the TFTs with SiO 2 /Nr-stoic SiN and SiO 2 /N-rich SiN bilayer gate stacks are shown in Fig. 6a and 6b, respectively. Characteristics.-The output and transfer characteristics of the TFTs with a SiO 2 /Nr-stoic SiN bilayer gate stack are shown in Fig. 7a and 7b , respectively, and those of the TFTs with a SiO 2 /Nrich SiN bilayer gate stack are shown in Fig. 7c and 7d , respectively. The V TH (extracted at I D = (W/L) × 100 nA and V DS = 10 V) is 2.52 V for the TFTs SiO 2 /Nr-stoic SiN, and it is −0.49 V for the TFTs with SiO 2 /N-rich SiN. 66 The non-saturating behavior of drain current (increase of drain current) observed in Fig. 7a and c at high drain and gate biases can be attributed to self-heating effect. 67, 68 The extracted device parameters of the TFTs are listed in Table III. A comparison of the device parameters shows that TFTs with the SiO 2 / Nr-stoic SiN bilayer gate stack exhibit better performance than those using the SiO 2 /N-rich SiN bilayer gate stack. The TFTs with a SiO 2 /Nr-stoic SiN bilayer gate stack exhibit nearly 1.8 times higher μ FE in comparison with those of the TFTs using a SiO 2 /N-rich SiN bilayer gate stack. To our knowledge, the value of μ FE obtained here (23.9 cm 2 /V s) is the highest reported to date for the bottom-gated ZnO TFTs using channel layers grown by an MOCVD method. The ZnO films grown on both samples were characterized by SEM, XRD, and AFM techniques.
The SEM images of ZnO film grown on the SiO 2 /Nr-stoic SiN and SiO 2 /N-rich SiN samples are shown in Fig. 8a and 8b , respectively. Both films exhibit well-aligned columnar structures and no marked difference can be seen between these films. Figure 8c and 8d show the XRD spectra of the ZnO films. The fwhm value of the (0002) peak for the ZnO layer grown on the SiO 2 /Nr-stoic SiN is 0.27965
• , which is marginally higher than that for the sample with SiO 2 /Nrich SiN (0.26856
• ). This indicates that the ZnO film grown on the SiO 2 /N-rich SiN sample possesses slightly better crystallinity. Therefore, TFTs with the SiO 2 /N-rich SiN layer should have shown better performance if the crystallinity of ZnO film is the dominant factor deciding its electrical characteristics. On the contrary, the TFTs having the SiO 2 /Nr-stoic SiN layer exhibit superior performance. The AFM images of the ZnO films are shown in Fig. 8e and 8f . The average grain size of the ZnO film grown on the SiO 2 /Nr-stoic SiN sample is 179 nm, and the ZnO film grown on the SiO 2 /N-rich SiN sample has almost the same grain size. Thus, the structure, crystallinity and grain size data on the ZnO films rule out these effects as the possible reasons for the higher μ FE of TFTs using the SiO 2 /Nr-stoic SiN bilayer gate stack. As in the case of TFTs based on a single layer gate dielectric, the higher μ FE can be attributed to better hydrogenation of the ZnO channel by the Nr-stoic SiN. It is to be noted here that both samples exhibit nearly the same D it,max and N ch,max values. The possible reasons for this include (1) the number of hydrogen entering the ZnO channel layer might be small due to the presence of SiO 2 layer, and (2) the relatively high value of ZnO channel thickness, which will make passivation less effective given the fixed number of hydrogen entering the film.
It might be possible to further enhance the performance of TFTs using the bilayer gate dielectric by employing a Si-rich SiN film instead of Nr-stoic SiN film. This is because Si-rich film has higher amount of H compared to Nr-stoic SiN film. [35] [36] [37] [38] Although Si-rich film has high Si-dangling bonds, 38, 44, 45 this will not affect the growth of ZnO film because of SiO 2 layer.
ZnO TFTs with Thin MgZnO Layer at Channel/Gate Insulator
Interface.-Fabrication.-ZnO TFTs employing a thin MgZnO layer at channel/gate insulator interface were fabricated with Nr-stoic and N-rich SiN films as gate insulators. These TFTs were fabricated with the same process described in the experimental section, but with one additional process step for the formation of a 5-nm-thick MOCVDgrown MgZnO layer between ZnO channel layer and SiN gate insulator. Bis-cyclopentadienyl magnesium (Cp 2 Mg) was employed as the magnesium source and it was kept at 35
• C. The flow rates of Cp 2 Mg, DEZn, and oxygen were 4.08 μmol/min, 13.4 μmol/min, and 0.33 mol/min, respectively. The film was grown at 350
• C with a reactor pressure of 50 Torr. The Mg content in the MgZnO film was determined to be about 6% from the X-ray photoelectron spectroscopy results. Schematic cross-sections of the TFTs using a MgZnO layer with Nr-stoic and N-rich SiN gate dielectrics are shown in Fig. 9a and 9b, respectively.
Characteristics.-The output and transfer characteristics of the ZnO TFTs employing a thin MgZnO layer with Nr-stoic SiN gate insulator are shown in Fig. 10a and 10b , respectively, and those with N-rich SiN gate insulator are shown in Fig. 10c and 10d , respectively. The V TH is 5.64 V for the TFTs with Nr-stoic SiN gate insulator, and it is 3.84 V for the TFTs with N-rich SiN. As seen in Fig. 10c , the drain current was slightly decreased with increasing V DS in the saturation region at high gate bias. The negative slope of drain current can be attributed to slow traps near the semiconductor-insulator interface. 69, 70 Filled slow traps reduce the number of free carriers, resulting in a diminishing current. The extracted device parameters of the TFTs are summarized in Table IV . A comparison of the device parameters shows that the TFTs with Nr-stoic SiN gate insulator have higher μ FE , higher on/off current ratio, smaller SS, and lower N ch,max , and D it,max . These results demonstrate that the electrical properties of MOCVDgrown ZnO TFTs with an MgZnO layer can be enhanced by employing a Nr-stoic SiN gate dielectric instead of a N-rich SiN. The superior performance of these TFTs is very encouraging to develop HEMT-type TFTs using ZnO/MgZnO-based heterostructures. In order to explore possible reasons for the improved performance of TFTs using a Nrstoic SiN gate dielectric, SEM, XRD, and AFM measurements were performed on ZnO films.
The SEM images of ZnO films grown on the samples with Nrstoic and N-rich SiN layers are shown in Fig. 11a , and 11b. Both films exhibit columnar structures and no obvious differences were observed between the structures of these films. Figure 11c and 11d show the XRD spectra of ZnO films. Both films show almost similar fwhm values of 0.362
• , indicating that the films have similar crystallinity. The AFM images of the ZnO films are shown in Fig. 11e and 11f . The average grain size is almost the same in the two films (about 120 nm). Thus, the film structure, crystallinity, and grain size have been ruled out as possible reasons for the enhanced performance of ZnO TFTs employing a MgZnO layer with Nr-stoic SiN film. As in the cases of TFTs with single layer gate insulator and with the bilayer gate stack, the improved performance observed here too can be attributed to a higher number of hydrogen incorporation into the channel layer and ZnO/dielectric interface from the Nr-stoic SiN film. From a comparison of the on/off current ratios of all the 3 sets of TFTs (Tables II, III, IV) , it is clear that the on/off current ratio of TFTs using a single layer gate dielectric and TFTs using a MgZnO layer is better with Nr-stoic SiN film (Tables II and IV) . But, in the case of TFTs using a bilayer gate dielectric, the on/off current ratio is slightly better with N-rich SiN (Table III) . This is because the turn-on voltage of TFTs with SiO 2 /N-rich SiN bilayer (−7.5 V) is lower compared to that of TFTs with SiO 2 /Nr-stoic SiN bilayer dielectric film (−5 V). Since these devices have different V TH values, estimating the on-current at the same gate overdrive (V GS −V TH ) instead of calculating it at the same gate voltage, may provide a more meaningful on/off current ratio value.
All the 3 sets of TFTs studied in this work showed that the performance of TFTs with Nr-stoic SiN is much better than that of TFTs with N-rich SiN. The enhanced performance in all the 3 sets can be attributed to hydrogenation of the channel layer by the Nr-stoic SiN gate dielectric. From the authors' point of view, improvement in the performance of MOCVD-grown ZnO TFTs is very interesting to the readers who are actively working on enhancing device performance by means of MOCVD growth engineering and gate dielectric design. Figure 11 . Scanning electron microscopy (SEM) images, Xray diffraction (XRD) spectra, and atomic force microscopy (AFM) images, respectively, of ZnO films grown on (a,c,e) N-rich SiN, and (b,d,f) Nr-stoic SiN bilayer.
